


**EE311 Analog Electronics  
Final**

**Q1) (15 pts.)** A class-A emitter follower biased with a constant current source is given in the figure. You can neglect the base currents in your calculations.




- a) Determine the value of  $R$  that will produce the maximum possible output signal swing. What is the value of  $I_Q$ , and the maximum and minimum values of  $i_{E1}$  and  $i_L$ ?
- b) Using the results of part (a), calculate the conversion efficiency.

**Q2) (15 pts.)** Consider a three-pole feedback amplifier with a loop gain function given by

$$T(f) = \frac{\beta \times 1000}{\left(1 + j \frac{f}{10^3}\right) \left(1 + j \frac{f}{5 \times 10^4}\right) \left(1 + j \frac{f}{10^6}\right)}$$

- a) Determine the value of  $\beta$  that yields a phase margin of 45 degrees. What is the value of closed loop low frequency gain for this case?
- b) If  $\beta$  is changed to 0.14, determine the new closed loop low frequency gain and the approximate phase margin.


**Q3) (15 pts.)** A transconductance (series-series) amplifier is given in the figure. Calculate the closed loop transconductance gain  $A_{gf} = i_o/v_s$ .



$V^+ = 10 \text{ V}$   
 $V^- = -10 \text{ V}$   
 $\beta = 100$   
 $V_{BE(on)} = 0.7 \text{ V}$   
 $V_A = \infty$   
 $R_F = 10\text{K}$   
 $R_{C2} = 18.6\text{K}$   
 $R_{C3} = 2\text{K}$   
 $R_L = 1\text{K}$   
 $I_1 = 1 \text{ mA}$   
 $I_2 = 2 \text{ mA}$

**Q<sub>1</sub>, Q<sub>2</sub>, Q<sub>3</sub> parameters**  
 $g_{m1}=g_{m2}=19.23 \text{ mA/V}$   
 $r_{\pi 1}=r_{\pi 2}=5.2 \text{ K}$   
 $g_{m3}=76.92 \text{ mA/V}$   
 $r_{\pi 3}=1.3 \text{ K}$


**Q4) (25 pts.)** For the given series-shunt feedback circuit,



$V_{CC} = 10 \text{ V}$
$\beta = 120$
$V_{BE(on)} = 0.7 \text{ V}$
$V_A = \infty$
$R_1 = 400 \text{ k}\Omega$
$R_2 = 75 \text{ k}\Omega$
$R_{C1} = 8.8 \text{ k}\Omega$
$R_{E1} = 0.5 \text{ k}\Omega$
$R_{C2} = 13 \text{ k}\Omega$
$R_{E2} = 3.6 \text{ k}\Omega$
$R_F = 10 \text{ k}\Omega$
$R_{E3} = 1.4 \text{ K}$
$C_C, C_E, C_F \rightarrow \infty$
<b><u>Q<sub>1</sub>, Q<sub>2</sub>, Q<sub>3</sub> parameters</u></b>
$g_{m1} = 32.81 \text{ mA/V}$
$r_{\pi 1} = 3.66 \text{ K}$
$g_{m2} = 19.12 \text{ mA/V}$
$r_{\pi 2} = 6.28 \text{ K}$
$g_{m3} = 78.08 \text{ mA/V}$
$r_{\pi 3} = 1.54 \text{ K}$

- Determine the closed loop voltage gain  $A_v = v_o/v_i$ .
- Determine the input resistance  $R_{if}$ .
- Determine the output resistance  $R_{of}$ .

**Q5) (15 pts.)** For the common gate amplifier in the figure,




- a) Determine the midband voltage gain  $A_v = v_o/v_i$ .  
 b) Determine the upper 3 dB frequency.

$V^+ = 5 \text{ V}$   
 $V^- = -5 \text{ V}$   
 $R_s = 4\text{K}$   
 $R_d = 2\text{K}$   
 $R_L = 4\text{K}$   
 $R_G = 50\text{K}$   
 $R_i = 0.5\text{K}$

**PMOS**

$K_p = 1 \text{ mA/V}^2$   
 $V_{TP} = -0.8 \text{ V}$   
 $\lambda = 0$   
 $C_{gs} = 4 \text{ pF}$   
 $C_{gd} = 1 \text{ pF}$

**Q6) (15 pts.)** A differential amplifier will be designed using the given topology in the figure.



The specifications are as follows:

- 1) Your design parameters are  $I_1$ ,  $I_2$  and  $R_D$ . You can select them as you wish.
- 2) The differential-mode gain ( $A_{dm} = v_o/v_{id}$  when  $v_1 = +v_{id}/2$ ,  $v_2 = -v_{id}/2$ ) should be  $A_{dm} = 10 \text{ V/V}$ .
- 3) All transistors should operate in SAT.

Best design criteria is to have as low power dissipation (P) as possible.

Fill up the table with your design parameters.

I t e r	Input Design Parameters			Output Parameters							
	$I_1$ (mA)	$I_2$ (mA)	$R_D$ (k $\Omega$ )	$V_{GS1}$ (V)	$V_{DS1}$ (V)	$V_{SG3}$ (V)	$V_{SD3}$ (V)	$V_{RD}$ (V)	$A_{dm}$ (V/V)	$A_{cm}$ (V/V)	P (mW)
1											
2											
3											
4											
5											